AEG SB4 series User Manual Page 164

  • Download
  • Add to my manuals
  • Print
  • Page
    / 431
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 163
21
Programming in Dolog B
152
A.7.2 Delay Time of the END Block (or Program End in Dolog AKF)
In each VList cycle the end block is processed once. The delay time of the END block
is derived from the basic time plus the times for the:
PEAB I/O modules
remote I/O modules
t
End
= basic time + t
PEAB
+t
BB1
+t
BB2
+t
BB3
+t
BB4
where
t
PEAB
= number of the 16 bit PEAB I/O groups x 0.145 ms
t
BB1
= number of the DEA 10x6 modules on Modnet 1/SFB x, the corresponding
delay time see Table 38
t
BB2
= number of the DEP/DAP 112 modules on a Modnet 1/SFB x, the correspon-
ding delay time see Table 38
t
BB3
= number of the DAP 102 modules on a Modnet 1/SFB x, the corresponding
delay time see Table 38
t
BB4
= number of the DEA-H1/K1 modules on a Modnet 1/SFB x, the corresponding
delay time see Table 38
The following times are applicable:
Basic time: 4.032 ms
PEAB I/O (per 16 bit) 0.145 ms
remote I/O: see Table 38
Table 38 Delay Time of Remote I/O
Delay Times in ms for 62.5 KBd 375 KBd 2 MBd
DEA-H1/K1 10.0 2.5 1,7
DEA 1x6 9.0 2.5 1.9
DEP/DAP 112 1.0 0.5 0.3
DAP 102 2.0 0.8 0.6
Note The cycle time is reduced when several BIKs are used for the planned number
of I/O modules. If more than one BIK is available, the individual BIK are directed one
after the other. The I/O are then obtained almost parallel. As the directing time for
62.5 KBd and 375 KBd is much shorter than the transmission time of the message, the
delay time is reduced. A decisive factor for the entire cycle time is then primarily the
Modnet 1/SFB with the most I/O modules.
In the 2 MBd the delay time gains through the use of several BIK is not decisive.
Page view 163
1 2 ... 159 160 161 162 163 164 165 166 167 168 169 ... 430 431

Comments to this Manuals

No comments